ESIstream protocols are proposed and maintained by Teledyne-e2v Semiconductors, but they are not proprietary and everyone is free to adopt them to take advantage of their efficiency and ease of use.
Reduce data overhead on serial links.
Increase rate of useful data when linking high-speed data converters operating at GSps sampling rate with a FPGA.
Simplify hardware implementation to be built on RF SiGe technologies
